Xilinx is now part ofAMDUpdated Privacy Policy

Port Widening for m_axi Interfaces

Learn about the Vitis HLS automatic interface widening option introduced in v2020.2 for AXI master and how it compares to using the vector data types on ports to explicitly describe the port width.