Xilinx is now part ofAMDUpdated Privacy Policy

Vitis Design Flow - Hardware Acceleration

Designing C++ kernels is simpler than you might think. This session goes over the key optimizations for C++ kernels and shows how to take advantage of the inherent parallelism of an FPGA. The performance of a Xilinx device is compared to CPU and GPU through an NP algorithm, the compute-intensive "traveler salesman problem".