The AMD URAM Readback allows you to perform readback and writeback of URAM by providing the required logic around the URAM. It also defines the relevant commands that can be issued for readback and writeback via the AXSS register in the configuration interface. This IP attaches to the FPGA configuration logic via the USER_ACCESSE2 primitive and will be clocked using the config clock.