Xilinx is now part ofAMDUpdated Privacy Policy

P4 Programmable Packet Processing for NFV/SDN

This OFC 2017 panel session, presented by Xilinx, Barefoot Networks, Netcope Technologies and MoSys, discusses the adoption of P4, the emergent high-level language for packet processing, and early implementations of P4 for FPGA and ASIC targets.