We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
This OFC 2017 panel session, presented by Xilinx, Barefoot Networks, Netcope Technologies and MoSys, discusses the adoption of P4, the emergent high-level language for packet processing, and early implementations of P4 for FPGA and ASIC targets.