See performance demos of the integrated PCIe Gen3 block available in UltraScale FPGAs. First demo shows maximum data throughput across the PCIe link; demo #2 leverages an off the shelf DMA engine and software driver to represent a typical use case.