Xilinx is now part ofAMDUpdated Privacy Policy

Multiply Adder

Overview

Product Description

The Multiply Adder IP performs a multiplication of two operands and adds (or subtracts) the full-precision product to a third operand.The Multiply Adder IP is implemented using Xtreme DSP™ slices and operates on signed or unsigned data.


Key Features and Benefits

  • Supports twos complement-signed and unsigned operations
  • Supports multiplier inputs ranging from 1 to 52 bits unsigned or 2 to 53 bits signed and an add or subtract operand input ranging from 1 to 105 bits unsigned or 2 to 106 bits signed
  • Optional pipelined operation

Resource Utilization


Support

Documentation

Featured Documents

Default Default Title Document Type Date