Main
Home  :  Products  :  Boards & Kits  :  Xilinx Virtex-7 FPGA VC707 Evaluation Kit

Xilinx Virtex-7 FPGA VC707 Evaluation Kit

 

Click to Enlarge Image

View Partner Profile

$3,495

Part Number:

EK-V7-VC707-G
EK-V7-VC707-G-J

The Virtex®-7 FPGA VC707 Evaluation Kit is a full-featured, highly-flexible, high-speed serial base platform using the Virtex-7 XC7VX485T-2FFG1761C and includes basic components of hardware, design tools, IP, and pre-verified reference designs for system designs that demand high-performance, serial connectivity and advanced memory interfacing. The included pre-verified reference designs and industry-standard FPGA Mezzanine Connectors (FMC) allow scaling and customization with daughter cards.

What's Included

  • VC707 XC7VX485T-2FFG1761C Evaluation Board
  • Full seat Vivado™ Design Suite: Design Edition
    • Device-locked to the Virtex-7 XC7VX485T FPGA
  • AMS 101 Evaluation Card
  • Printed Getting Started Guide
  • Cables & Power Supply
  • Additional downloadable content  including:
    • Reference Designs, Design Examples, and Demos
    • Board Design Files
    • Extensive Documentation

Jump To...

 VC707 Base Board

 Key Features

expand all | collapse all
FPGA: Virtex XC7VX485T-2FFG1761C
  • ROHS compliant VC707 kit including the XC7VX485T-2FFG1761 FPGA
Configuration
  • Onboard JTAG configuration circuitry to enable configuration over USB
  • JTAG header provided for use with Xilinx download cables such as the Platform Cable USB II
  • 128MB (1024Mb) Linear BPI Flash for PCIe® Configuration
  • 16MB (128Mb) Quad SPI Flash
Memory
  • 1GB DDR3 SODIMM 800MHz / 1600Mbps
  • 128MB (1024Mb) Linear BPI Flash for PCIe Configuration
  • SD Card Slot
  • 8Kb IIC EEPROM
Communication & Networking
  • GigE Ethernet RGMII/GMII,SGMII
  • SFP+ transceiver connector
  • GTX port (TX, RX) with four SMA connectors
  • UART To USB Bridge
  • PCI Express x8 gen2 Edge Connector (lay out for Gen3)
Display
  • HDMI Video OUT
  • 2 x16 LCD display
  • 8X LEDs
Expansion Connectors
  • FMC1 – HPC (8 XCVR, 160 single ended or 80 differential (34 LA pairs, 24 HA pairs, 22 HB pairs) user-defined pins)
  • FMC2 – HPC (8 XCVR, 116 single ended or 58 differential (34 LA pairs, 24 HA pairs) user-defined pins)
  • Vadj supports 1.8V
  • IIC
Clocking
  • Fixed Oscillator with differential 200MHz output
    • Used as the “system” clock for the FPGA
  • Programmable Oscillator with 156.250 MHz as the default output
    • Default frequency targeted for Ethernet applications but oscillator is programmable for many end uses
  • Differential SMA clock input
  • Differential SMA GTX reference clock input
  • Jitter attenuated clock
    • Used to support CPRI/OBSAI applications that perform clock recovery from a user-supplied SFP/SFP+ module
Control & I/O
  • 5X Push Buttons
  • 8X DIP Switches
  • Rotary Encoder Switch (3 I/O)
  • AMS FAN Header (2 I/O)
Power
  • 12V wall adapter or ATX
  • Voltage and Current measurement capability
Debug & Analog Input
  • 8 GPIO Header, 9 pin removable LCD
  • Analog Mixed Signal (AMS) Port

 AMS 101 Evaluation Card

 Key Features

  • Analog evaluation card connects to XADC header
  • Evaluates XADC 12-bit, 17-channel, 1Msps dual ADCs and Analog Mixed Signal technology
  • Pins and BNC mini grabbers allow for external analog input signals
  • On-board 16-bit dual DAC for analog test signals
    • Reference designs allow sine wave or DC test signals
  • AMS101 Evaluation Card pairs with free AMS Evaluator tool for analyzing analog data, internal temperature and voltage measurements, and saving data to a .csv file

If you have product or sales related questions, please check the FAQ. For all other inquiries, please open a Webcase.

Xilinx offers a 90-day limited warranty on this product. See Limited Warranty for detailed information.

Vivado Design Suite: Design Edition (device-locked to Virtex-7 XC7VX485T FPGA).

NameDescriptionDownload
Vivado Design Suite The Xilinx Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for all programmable devices.  
Memory Interface Generator (MIG) MIG is a free software tool used to generate memory controllers and interfaces for Xilinx FPGAs.  
NameDescription
Virtex-7 FPGA VC707 Evaluation KitDocumentation and Design Files for the Virtex-7 FPGA Evaluation Kit.

Third Party Alliance Member Videos

The following videos were recorded and produced by Xilinx Alliance Members.

 
 
/csi/footer.htm