UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Download the Latest Xilinx Tools
Documentation Navigator Download Today
Community Forums Get Support
Forgot your username or password?
New to Xilinx? Create your account
By signing in, you agree to the Xilinx Terms of Use and Privacy Policy.
Learn about compilation units and how Vivado organizes them for mixed Verilog and SystemVerilog projects. Compilation units impact the scope of user definitions and also restrict the scope of compiler directives.