Looks like you have no items in your shopping cart.
Click here to continue shopping
Learn about compilation units and how Vivado organizes them for mixed Verilog and SystemVerilog projects. Compilation units impact the scope of user definitions and also restrict the scope of compiler directives.