Xilinx is now part ofAMDUpdated Privacy Policy

Designing with UltraScale Memory IP

Learn how to create an UltraScale memory interface design using the Vivado Memory Interface Generator (MIG). This video will show you how to configure a MIG IP core for UltraScale Devices, including I/O Bank planning for the MIG IP I/Os.