UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Synthetic Aperture Beam Forming Radar

Advanced enemy missile and drone technology, combined with the need for the connected battlefield where real-time data is provided to ground stations, vehicles and soldiers, drives a continued need for high resolution, easily deployable radar systems. Existing solutions use either multiple FPGA’s or attempt to use GPU’s for high antenna density designs.  Kintex® UltraScale™ devices reduce size, weight, and power (SWAP) and facilitate deployment. In addition, the co-optimized Vivado® Design Suite offers a dramatic reduction in design time, reducing the schedule from months to days.

Solution Summary and Benefits

  • Massive digital signal processing performance in a single device increases radar resolution and lower latency
  • Reduced footprint increases channel density and effective processing power per unit area, requiring reduced thermal requirements
  • Lower power through the use of co-optimized power reduction techniques such as BRAM power gating and fine-grained ASIC-like clocking
  • Vivado High Level Synthesis reduces design cycle by months    

  

synthetic-aperture-beam-forming-radar
synthetic-aperture-beam-forming-radar-benefits

UltraScale Architecture Benefits

  • Massive I/O Bandwidth
    • 16.3Gbps Serdes support fast protocols, including 12.5Gbps JESD204B compliant connectivity to ADCs and DACs
    • High Performance DDR4 interface
  • Massive Data Flow & Routing
    • Memory cascading reduces latency
    • Highly parallel processing of signals for minimal delay
  • High Utilization
    • Higher utilization permits the use of a smaller device and enables lower power
  • Fastest DSP Processing
    • DSP enhancements result in fewer DSP needed for the same performance, power, and resources
    • Fewer DSPs needed for security algorithm
  • Power Management
    • Fine grain power gating
    • Power reduction through smaller process node
  • Productivity
    • Vivado Design Suite HLS for fast signal processing design
Page Bookmarked