PicoBlaze for Spartan-3 Generation, Virtex-4, Virtex-II, and Virtex-II Pro FPGAs

Product Type:

Core
Reference Design

Program:

LogiCORE

PicoBlaze for Spartan-3 design files now includes source Verilog and VHDL.

Documentation

Device Family Support

  • Spartan-3
  • Virtex-4
  • Virtex-II
  • Virtex-II Pro
This version of PicoBlaze™ is designed for Spartan™-3 Generation, Virtex™-4, Virtex-II, and Virtex-II Pro FPGAs. It uses an 18-bit instruction, 16 general purpose registers, a 64-byte scratchpad RAM, and 31-entry stack.

Key Features

  • 16 General Purpose Registers
  • Arithmetic Logic Unit (ALU)
  • CARRY, ZERO flags
  • Reset
  • Up to 256 Input/Output ports
  • Interrupt (5 clock cycle response)
  • 64-byte scratchpad RAM
 
 
 
 
 
Jobs Events Webcasts News Investors Feedback Legal Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.