^

All Programmable FPGAs

FPGA Leadership across Multiple Process Nodes

Xilinx offers a comprehensive multi-node portfolio to address requirements across a wide set of applications. In addition to previous generation devices, the portfolio includes the 7 series All Programmable FPGAs, built on the state-of-the-art 28nm HPL process technology for breakout performance, capacity, and system integration while optimizing price/performance/watt. Xilinx's UltraScale™ portfolio - now spanning 20nm and 16nm FPGA, SOC and 3D IC devices - and leverage a significant boost in performance/watt from TSMC's 16FinFET+ 3D transistors. Optimized at the system level, UltraScale+ delivers value far beyond a traditional process node migration - providing 2-5X greater system level performance/watt over 28nm devices, far more systems integration and intelligence, and the highest level of security and safety.

Xilinx Multi-Node Product Portfolio Offering

45nm 28nm 20nm 16nm

FPGA Comparison Table

Spartan-6 Artix-7 Kintex-7 Virtex-7 Kintex UltraScale Kintex UltraScale+ Virtex UltraScale Virtex UltraScale+

Logic Cells (K)

147

215

478

1,955

1,161

915

4,433

2,863

UltraRAM (Mb)

-

-

-

-

-

36.0

-

432.0

Block RAM (Mb)

4.8

13

34

68

76

34.5

132.9

94.5

DSP Slices

180

740

1,920

3,600

5,520

3,528

2,880

11,904

DSP Performance (symmetric FIR)

140 GMACs

930 GMACs

2,845 GMACs

5,335 GMACs

8,180 GMACs

6,287 GMACs

4,268 GMACs

21,213 GMACs

Transceiver Count

8

16

32

96

64

76

120

128

Maximum Transceiver Speed (Gb/s)

3.2

6.6

12.5

28.05

16.3

32.75

30.5

32.75

Total Transceiver Bandwidth (full duplex) (Gb/s)

50

211

800

2,784

2,086

2,478

5,886

8,384

Memory Interface (DDR3 )

800

1,066

1,866

1,866

2,133

2,133

2,133

2,133

Memory Interface (DDR4)

-

-

-

-

2,400

2,667

2,400

2,667

PCI Express®

x1 Gen1

x4 Gen2

x8 Gen2

x8 Gen3

x8 Gen3

x8 Gen 4

x16 Gen 3

x8 Gen3

x8 Gen 4

x16 Gen 3

Analog Mixed Signal (AMS)/XADC

-

XADC

XADC

XADC

System
Monitor

System
Monitor

System
Monitor

System
Monitor

Configuration AES

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

I/O Pins

576

500

500

1,200

832

572

1,456

832

I/O Voltage

1.2V – 3.3V

1.2V – 3.3V

1.2V – 3.3V

1.2V – 3.3V

1.0 – 3.3V

1.0 – 3.3V

1.0 – 3.3V

1.0 – 1.8V

Please refer to the device datasheets for the latest product information.

Additional FPGA Families