We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser: Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Kintex UltraScale FPGAs

Expanding Price-Performance-Per-Watt for the Mid-range

Kintex® UltraScale™ devices deliver ASIC-class system-level performance, clock management, and power management for next-generation price-performance-per-watt. These second generation devices expand the mid-range by delivering the highest throughput with lowest latency for medium-to-high volume applications, including 100G networking, wireless infrastructure, and other DSP-intensive applications. Based on the ASIC-class advantage of the UltraScale architecture, Kintex UltraScale devices are co-optimized with the Vivado® Design Suite and leverage the UltraFAST™ design methodology to accelerate time to market.

The family incorporates:

  • ASIC-like clocking for scalability, performance and lower dynamic power
  • Next-generation routing for rapid timing closure
  • Enhanced logic infrastructure for maximum performance and device utilization


Value Deliverables
Programmable System Integration
  • Up to 1.2M logic cells leveraging 2nd generation 3D IC
  • Multi-chip integration for DSP-intensive applications
  • Multiple integrated PCI Express® Gen3 cores
Increased System Performance
  • 8.2 TeraMACs of DSP compute performance
  • Up to two speed-grade improvement with high utilization
  • 16G backplane-capable transceivers, up to 64 per device
  • 2,400Mb/s DDR4 for robust operation over varying PVT
BOM Cost Reduction
  • System integration reduces application BOM cost by up to 60%
  • 12.5Gb/s transceivers in slowest speed grade
  • 2,400Mb/s DDR4 in a mid-speed grade
  • VCXO integration reduces clocking component cost
Total Power Reduction
  • Up to 40% lower power vs. previous generation
  • Fine granular clock gating with UltraScale devices ASIC-like clocking
  • Enhanced logic cell packing reduces dynamic power
Accelerated Design Productivity
  • Footprint compatibility with Virtex® UltraScale devices for scalability
  • Co-optimized with Vivado Design Suite for rapid design closure

Device Resources

  XCKU035 XCKU040 XCKU060 XCKU085 XCKU095 XCKU115
Effective LEs(1) (K) 426 509 696 1,044 1,129 1,393
Logic Cells (K)
355 424 580 871 941 1,161
Block RAM (Mb)
19.0 21.1 38.0 57 59 75.9
DSP Slices 1,700 1,920 2,760 4,100 768 5,520
PCI Express® Blocks 2 3 3 4 4 6
16.3Gb/s Transceivers 16 20 32 52 64 64
I/O Pins 520 520 624 676 650 832
I/O Voltage 1.0V - 3.3V 1.0V - 3.3V 1.0V - 3.3V 1.0V - 3.3V 1.0V - 3.3V 1.0V - 3.3V
(1) Relative to the effective logic utilization demonstrated in the competition’s 20nm product portfolio.
Please refer to the device data sheets for the latest product information.

Key Documents

Featured Videos

Xcell Daily Blog