UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

I/O Optimization
with the Highest
Performance-Per-Watt

Spartan-7 Product Advantage

Spartan®-7 devices offer the best performance and power consumption in their class, along with small form factor packaging to meet the most stringent requirements. Built on 28nm technology, these devices are ideally suited for industrial, consumer, and automotive applications including any-to-any connectivity, sensor fusion, and embedded vision.

Value Features

Programmable System Integration

  • High pin-count to logic ratio for I/O connectivity
  • MicroBlaze™ processor soft IP
  • Integrated security and monitoring

Increased System Performance

  • 30% faster performance than 45nm generation devices
  • Up to 1.25Gb/s LVDS
  • 25.6Gb/s peak DDR3-800 memory bandwidth with flexible, soft memory controller

BOM Cost Reduction

  • XADC and SYSMON for integrating discrete analog and monitoring circuitry
  • Cost-optimized for system I/O expansion

Total Power Reduction

  • 1.0V core voltage or 0.95V core voltage option
  • 50% lower total power than 45nm generation devices

Accelerated Design Productivity

  • Enabled by Vivado® HLx Design Suite WebPack™
  • Correct-by-construction block-level design with Vivado IP Integrator
  • Scalable optimized architecture, comprehensive tools and IP reuse

Spartan-7 FPGA Product Table

  XC7S6 XC7S15 XC7S25 XC7S50 XC7S75 XC7S100
Logic Cells 6,000 12,800 23,360 52,160 76,800 102,400
DSP Slices 10 20 80 120 140
160
Memory 180 360 1,620 2,700 3,240 4,320
I/O Pins 100 100 150 250 400 400
Download PDF

Developer Zone

For FPGA designers looking to shorten design time and ensure scalability and re-use, Xilinx provides a comprehensive suite of solutions ranging from C-based design abstractions to IP plug-and-play to address bottlenecks in hardware development, system-level integration, and implementation.