UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AXI4-Stream Interconnect

Product Description

Included at no additional charge with Vivado and ISE Design Suite.

Xilinx provides the AXI4-Stream Interconnect core which provides capability to connect multiple master/slave AMBA® AXI4-Stream protocol compliant endpoint IP.

The AXI4-Stream Interconnect is a key Interconnect Infrastructure IP which enables connection of heterogeneous master/slave AMBA® AXI4-Stream protocol compliant endpoint IP. The AXI4-Stream Interconnect routes connection from one or more AXI4-Stream master channels to one or more AXI4-Stream slave channels.

Key Features & Benefits

  • Configurable multiple master to multiple slave (up to 16x16) capable cross-point switch.
  • Arbitrary TDATA byte width conversion.
  • Synchronous and asynchronous clock rate conversion.
  • Configurable data-path FIFO buffers including store and forward (packet) capable FIFOs.
  • Optional register slice at boundaries to ease timing closure.
  • Support for multiple clock domains.
xilinx-131x43
  • Bundled With: ISE Design Suite
  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked